

HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS


Check for Samples: ULN2002A, ULN2003A, ULN2003AI, ULN2004A, ULQ2003A, ULQ2004A

FEATURES

- 500-mA-Rated Collector Current (Single Output)
- High-Voltage Outputs: 50 V
- Output Clamp Diodes
- Inputs Compatible With Various Types of Logic
- Relay-Driver Applications

ULN2002A . . . N PACKAGE
ULN2003A . . . D, N, NS, OR PW PACKAGE
ULN2004A . . . D, N, OR NS PACKAGE
ULQ2003A, ULQ2004A . . . D OR N PACKAGE

(TOP VIEW)



DESCRIPTION

The ULN2002A, ULN2003A, ULN2003AI, ULN2004A, ULQ2003A, and ULQ2004A are high-voltage high-current Darlington transistor arrays. Each consists of seven npn Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of a single Darlington pair is 500 mA. The Darlington pairs can be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers. For 100-V (otherwise interchangeable) versions of the ULN2003A and ULN2004A, see the [SN75468](#) and [SN75469](#), respectively.

The ULN2002A is designed specifically for use with 14-V to 25-V PMOS devices. Each input of this device has a Zener diode and resistor in series to control the input current to a safe limit. The ULN2003A and ULQ2003A have a 2.7-k Ω series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. The ULN2004A and ULQ2004A have a 10.5-k Ω series base resistor to allow operation directly from CMOS devices that use supply voltages of 6 V to 15 V. The required input current of the ULN/ULQ2004A is below that of the ULN/ULQ2003A, and the required voltage is less than that required by the ULN2002A.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-20°C to 70°C	PDIP – N	Tube of 25	ULN2002AN	ULN2002AN
			ULN2003AN	ULN2003AN
			ULN2004AN	ULN2004AN
	SOIC – D	Tube of 40	ULN2003AD	ULN2003A
		Reel of 2500	ULN2003ADR	
		Reel of 2500	ULN2003ADRG3	
		Tube of 40	ULN2004AD	ULN2004A
		Reel of 2500	ULN2004ADRG3	
	SOP – NS	Reel of 2000	ULN2003ANSR	ULN2003A
			ULN2004ANSR	ULN2004A
	TSSOP – PW	Tube of 90	ULN2003APW	UN2003A
		Reel of 2000	ULN2003APWR	
-40°C to 85°C	PDIP – N	Tube of 25	ULQ2003AN	ULQ2003A
			ULQ2004AN	ULQ2004AN
	SOIC – D	Tube of 40	ULQ2003AD	ULQ2003A
		Reel of 2500	ULQ2003ADR	
		Tube of 40	ULQ2004AD	ULQ2004A
		Reel of 2500	ULQ2004ADR	
	SOP – NS	Reel of 2000	ULN2003AINSR	ULN2003AI
	PDIP – N	Tube of 425	ULN2003AIN	ULN2003AIN
-40°C to 105°C	SOIC – D	Tube of 40	ULN2003AID	ULN2003AI
		Reel of 2500	ULN2003AIDR	
	TSSOP – PW	Reel of 2500	ULN2003AIPWR	UN2003AI

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

LOGIC DIAGRAM



SCHEMATICS (EACH DARLINGTON PAIR)


All resistor values shown are nominal.

The collector-emitter diode is a parasitic structure and should not be used to conduct current. If the collector(s) go below ground an external Schottky diode should be added to clamp negative undershoots.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

at 25°C free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Collector-emitter voltage		50	V
	Clamp diode reverse voltage ⁽²⁾		50	V
V _I	Input voltage ⁽²⁾		30	V
	Peak collector current	See Figure 14 and Figure 15	500	mA
I _{OK}	Output clamp current		500	mA
	Total emitter-terminal current		-2.5	A
T _A	Operating free-air temperature range	ULN200xA	-20	70
		ULN200xAI	-40	105
		ULQ200xA	-40	85
		ULQ200xAT	-40	105
θ _{JA}	Package thermal impedance ^{(3) (4)}	D package	73	°C/W
		N package	67	
		NS package	64	
		PW package	108	
θ _{JC}	Package thermal impedance ^{(5) (6)}	D package	36	°C/W
		N package	54	
T _J	Operating virtual junction temperature		150	°C
	Lead temperature for 1.6 mm (1/16 inch) from case for 10 seconds		260	°C
T _{stg}	Storage temperature range		-65	150
			150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.
- (3) Maximum power dissipation is a function of T_{J(max)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_{J(max)} – T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.
- (5) Maximum power dissipation is a function of T_{J(max)}, θ_{JC}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_{J(max)} – T_A)/θ_{JC}. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (6) The package thermal impedance is calculated in accordance with MIL-STD-883.

ELECTRICAL CHARACTERISTICST_A = 25°C

PARAMETER	TEST FIGURE	TEST CONDITIONS			ULN2002A	UNIT
		MIN	TYP	MAX		
V _{I(on)}	On-state input voltage	Figure 6	V _{CE} = 2 V, I _C = 300 mA		13	V
V _{CE(sat)}	Collector-emitter saturation voltage	Figure 4	I _I = 250 μA, I _C = 100 mA	0.9	1.1	V
			I _I = 350 μA, I _C = 200 mA	1	1.3	
			I _I = 500 μA, I _C = 350 mA	1.2	1.6	
V _F	Clamp forward voltage	Figure 7	I _F = 350 mA		1.7	2
I _{CEX}	Collector cutoff current	Figure 1	V _{CE} = 50 V, I _I = 0		50	μA
		Figure 2	V _{CE} = 50 V, T _A = 70°C	I _I = 0	100	
				V _I = 6 V	500	
I _{I(off)}	Off-state input current	Figure 2	V _{CE} = 50 V, I _C = 500 μA	50	65	μA
I _I	Input current	Figure 3	V _I = 17 V		0.82	1.25
I _R	Clamp reverse current	Figure 6	V _R = 50 V	T _A = 70°C	100	μA
					50	
C _i	Input capacitance		V _I = 0, f = 1 MHz		25	pF

ELECTRICAL CHARACTERISTICS

 $T_A = 25^\circ\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2003A			ULN2004A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{I(on)}$ On-state input voltage	Figure 6	$V_{CE} = 2\text{ V}$	$I_C = 125\text{ mA}$					5	V
			$I_C = 200\text{ mA}$		2.4			6	
			$I_C = 250\text{ mA}$		2.7				
			$I_C = 275\text{ mA}$					7	
			$I_C = 300\text{ mA}$		3				
			$I_C = 350\text{ mA}$					8	
$V_{CE(sat)}$ Collector-emitter saturation voltage	Figure 5	$I_I = 250\text{ }\mu\text{A}, I_C = 100\text{ mA}$		0.9	1.1		0.9	1.1	V
		$I_I = 350\text{ }\mu\text{A}, I_C = 200\text{ mA}$		1	1.3		1	1.3	
		$I_I = 500\text{ }\mu\text{A}, I_C = 350\text{ mA}$		1.2	1.6		1.2	1.6	
I_{CEX} Collector cutoff current	Figure 1	$V_{CE} = 50\text{ V}, I_I = 0$			50			50	μA
		$V_{CE} = 50\text{ V}, T_A = 70^\circ\text{C}, I_I = 0$			100			100	
	Figure 2	$V_I = 6\text{ V}$						500	
V_F Clamp forward voltage	Figure 8	$I_F = 350\text{ mA}$		1.7	2		1.7	2	V
$I_{I(off)}$ Off-state input current	Figure 3	$V_{CE} = 50\text{ V}, T_A = 70^\circ\text{C}, I_C = 500\text{ }\mu\text{A}$	50	65		50	65		μA
I_I Input current	Figure 4	$V_I = 3.85\text{ V}$		0.93	1.35				mA
		$V_I = 5\text{ V}$						0.35	
		$V_I = 12\text{ V}$						1	
I_R Clamp reverse current	Figure 7	$V_R = 50\text{ V}$	$I_R = 200\text{ mA}$		50			50	μA
			$T_A = 70^\circ\text{C}$		100			100	
C_i Input capacitance		$V_I = 0, f = 1\text{ MHz}$		15	25		15	25	pF

ELECTRICAL CHARACTERISTICS

 $T_A = 25^\circ\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2003AI			UNIT
			MIN	TYP	MAX	
$V_{I(on)}$ On-state input voltage	Figure 6	$V_{CE} = 2\text{ V}$	$I_C = 200\text{ mA}$		2.4	V
			$I_C = 250\text{ mA}$		2.7	
			$I_C = 300\text{ mA}$		3	
$V_{CE(sat)}$ Collector-emitter saturation voltage	Figure 5	$I_I = 250\text{ }\mu\text{A}, I_C = 100\text{ mA}$		0.9	1.1	V
		$I_I = 350\text{ }\mu\text{A}, I_C = 200\text{ mA}$		1	1.3	
		$I_I = 500\text{ }\mu\text{A}, I_C = 350\text{ mA}$		1.2	1.6	
I_{CEX} Collector cutoff current	Figure 1	$V_{CE} = 50\text{ V}, I_I = 0$			50	μA
V_F Clamp forward voltage	Figure 8	$I_F = 350\text{ mA}$		1.7	2	V
$I_{I(off)}$ Off-state input current	Figure 3	$V_{CE} = 50\text{ V}, I_C = 500\text{ }\mu\text{A}$	50	65		μA
I_I Input current	Figure 4	$V_I = 3.85\text{ V}$		0.93	1.35	mA
I_R Clamp reverse current	Figure 7	$V_R = 50\text{ V}$			50	μA
C_i Input capacitance		$V_I = 0, f = 1\text{ MHz}$		15	25	pF

ELECTRICAL CHARACTERISTICS

$T_A = -40^\circ\text{C}$ to 105°C

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULN2003AI			UNIT	
			MIN	TYP	MAX		
$V_{I(\text{on})}$ On-state input voltage	Figure 6	$V_{CE} = 2 \text{ V}$	$I_C = 200 \text{ mA}$		2.7	V	
			$I_C = 250 \text{ mA}$		2.9		
			$I_C = 300 \text{ mA}$		3		
$V_{CE(\text{sat})}$ Collector-emitter saturation voltage	Figure 5		$I_I = 250 \mu\text{A}, I_C = 100 \text{ mA}$		0.9	1.2	V
			$I_I = 350 \mu\text{A}, I_C = 200 \text{ mA}$		1	1.4	
			$I_I = 500 \mu\text{A}, I_C = 350 \text{ mA}$		1.2	1.7	
I_{CEX} Collector cutoff current	Figure 1	$V_{CE} = 50 \text{ V}, I_I = 0$			100	μA	
V_F Clamp forward voltage	Figure 8	$I_F = 350 \text{ mA}$			1.7	2.2	V
$I_{I(\text{off})}$ Off-state input current	Figure 3	$V_{CE} = 50 \text{ V}, I_C = 500 \mu\text{A}$			30	65	μA
I_I Input current	Figure 4	$V_I = 3.85 \text{ V}$			0.93	1.35	mA
I_R Clamp reverse current	Figure 7	$V_R = 50 \text{ V}$			100	μA	
C_i Input capacitance		$V_I = 0, f = 1 \text{ MHz}$			15	25	pF

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS	ULQ2003A			ULQ2004A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{I(\text{on})}$ On-state input voltage	Figure 6	$V_{CE} = 2 \text{ V}$	$I_C = 125 \text{ mA}$					5	V
			$I_C = 200 \text{ mA}$		2.7			6	
			$I_C = 250 \text{ mA}$		2.9				
			$I_C = 275 \text{ mA}$					7	
			$I_C = 300 \text{ mA}$		3				
			$I_C = 350 \text{ mA}$					8	
$V_{CE(\text{sat})}$ Collector-emitter saturation voltage	Figure 5		$I_I = 250 \mu\text{A}, I_C = 100 \text{ mA}$		0.9	1.2	0.9	1.1	V
			$I_I = 350 \mu\text{A}, I_C = 200 \text{ mA}$		1	1.4	1	1.3	
			$I_I = 500 \mu\text{A}, I_C = 350 \text{ mA}$		1.2	1.7	1.2	1.6	
I_{CEX} Collector cutoff current	Figure 1	$V_{CE} = 50 \text{ V}, I_I = 0$			100			50	μA
		$V_{CE} = 50 \text{ V}, T_A = 70^\circ\text{C}$	$I_I = 0$					100	
			$V_I = 6 \text{ V}$					500	
V_F Clamp forward voltage	Figure 8	$I_F = 350 \text{ mA}$			1.7	2.3	1.7	2	V
$I_{I(\text{off})}$ Off-state input current	Figure 3	$V_{CE} = 50 \text{ V}, T_A = 70^\circ\text{C}$	$I_C = 500 \mu\text{A}$		65		50	65	μA
I_I Input current	Figure 4	$V_I = 3.85 \text{ V}$			0.93	1.35			mA
		$V_I = 5 \text{ V}$						0.35	
		$V_I = 12 \text{ V}$						1	
I_R Clamp reverse current	Figure 7	$V_R = 50 \text{ V}$	$T_A = 25^\circ\text{C}$		100			50	μA
					100			100	
C_i Input capacitance		$V_I = 0, f = 1 \text{ MHz}$			15	25	15	25	pF

SWITCHING CHARACTERISTICS

 $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	ULN2002A, ULN2003A, ULN2004A			UNIT
		MIN	TYP	MAX	
t_{PLH}	Propagation delay time, low- to high-level output See Figure 9		0.25	1	μs
t_{PHL}	Propagation delay time, high- to low-level output See Figure 9		0.25	1	μs
V_{OH}	High-level output voltage after switching $V_S = 50 \text{ V}, I_O = 300 \text{ mA}$, See Figure 10	$V_S - 20$			mV

SWITCHING CHARACTERISTICS

 $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	ULN2003AI			UNIT
		MIN	TYP	MAX	
t_{PLH}	Propagation delay time, low- to high-level output See Figure 9		0.25	1	μs
t_{PHL}	Propagation delay time, high- to low-level output See Figure 9		0.25	1	μs
V_{OH}	High-level output voltage after switching $V_S = 50 \text{ V}, I_O \approx 300 \text{ mA}$, See Figure 10	$V_S - 20$			mV

SWITCHING CHARACTERISTICS

 $T_A = -40^\circ\text{C} \text{ to } 105^\circ\text{C}$

PARAMETER	TEST CONDITIONS	ULN2003AI			UNIT
		MIN	TYP	MAX	
t_{PLH}	Propagation delay time, low- to high-level output See Figure 9		1	10	μs
t_{PHL}	Propagation delay time, high- to low-level output See Figure 9		1	10	μs
V_{OH}	High-level output voltage after switching $V_S = 50 \text{ V}, I_O \approx 300 \text{ mA}$, See Figure 10	$V_S - 50$			mV

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	ULQ2003A, ULQ2004A			UNIT
		MIN	TYP	MAX	
t_{PLH}	Propagation delay time, low- to high-level output See Figure 9		1	10	μs
t_{PHL}	Propagation delay time, high- to low-level output See Figure 9		1	10	μs
V_{OH}	High-level output voltage after switching $V_S = 50 \text{ V}, I_O = 300 \text{ mA}$, See Figure 10	$V_S - 20$			mV

PARAMETER MEASUREMENT INFORMATION




Figure 1. I_{CEx} Test Circuit




Figure 2. I_{CEx} Test Circuit




Figure 3. $I_{I(off)}$ Test Circuit




Figure 4. I_I Test Circuit

- A. I_I is fixed for measuring $V_{CE(sat)}$, variable for measuring h_{FE} .




Figure 5. h_{FE} , $V_{CE(sat)}$ Test Circuit




Figure 6. $V_{I(on)}$ Test Circuit




Figure 7. I_R Test Circuit






Figure 8. V_F Test Circuit

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 9. Propagation Delay-Time Waveforms


- A. The pulse generator has the following characteristics: PRR = 12.5 kHz, $Z_O = 50 \Omega$.
- B. C_L includes probe and jig capacitance.
- C. For testing the ULN2003A, ULN2003AI, and ULQ2003A, $V_{IH} = 3$ V; for the ULN2002A, $V_{IH} = 13$ V; for the ULN2004A and the ULQ2004A, $V_{IH} = 8$ V.

Figure 10. Latch-Up Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS




Figure 11.




Figure 12.




Figure 13.




Figure 14.

TYPICAL CHARACTERISTICS (continued)




Figure 15.

MAXIMUM AND TYPICAL INPUT CURRENT vs INPUT VOLTAGE




Figure 16.

MAXIMUM AND TYPICAL SATURATED V_{CE} vs OUTPUT CURRENT




Figure 17.

MINIMUM OUTPUT CURRENT vs INPUT CURRENT




Figure 18.

APPLICATION INFORMATION




Figure 19. P-MOS to Load




Figure 20. TTL to Load




Figure 21. Buffer for Higher Current Loads




Figure 22. Use of Pullup Resistors to Increase Drive Current