35066-OP

16 Character X 2 Line LCD Display with RGB Backlight LEDs

SPECIFICATION



Contents

PAGE

2. Precautions

(1)Avoid applying excessive shocks to the module or making any alterations or modifications to it.
(2)Don't make extra holes on the printed circuit board, modify its shape or change the components of the LCD module.
(3) Don't disassemble the LCM.
(4) Don't operate it above the absolute maximum rating.
(5) Don't drop, bend or twist LCM.
(6) Soldering: Only to the I/O terminals.
(7) Storage: Storage in anti-static container and clean environment.

3. Specification

Item	Dimension	Unit
Number of Characters	16 characters x 2 Lines	—
Module dimension	80.0 x 36.0 x 13.2(MAX)	mm
View area	66.0 x 16.0	mm
Active area	56.2 x 11.5	mm
Dot size	0.55 x 0.65	mm
Dot pitch	0.60 x 0.70	mm
Character size	2.95 x 5.55	mm
Character pitch	3.55 x 5.95	mm
LCD type	FSTN Positive, Transflective	
Duty	1/16	
View direction	6 o'clock	
Backlight Type	LED, Triple-color	

4. Maximum Ratings

Item	Symbol	Min	Typ	Max	Unit
Operating Temperature	T_{OP}	-20	—	+70	℃
Storage Temperature	T_{ST}	-30	—	+80	℃
Input Voltage	V_I	V_{SS}	—	V_{DD}	V
Supply Voltage For Logic	V_{DD}-V_{SS}	-0.3	—	7	V
Supply Voltage For LCD	V_{DD}-V_0	-0.3	—	13	V

5. Electrical Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For Logic	V_{DD}-V_{SS}	—	4.5	5.0	5.5	V
Supply Voltage For LCD	V_{DD}-V_0	Ta=-20℃	—	—	5.2	V
		Ta=25℃	—	3.7	—	V
		Ta=70℃	3.1	—	—	V
Input High Volt.	V_{IH}	—	0.7	—	V_{DD}	V
Input Low Volt.	V_{IL}	—	0	—	0.6	V
Output High Volt.	V_{OH}	—	3.9	—	V_{DD}	V
Output Low Volt.	V_{OL}	—	0	—	0.4	V
Supply Current	I_{DD}	V_{DD}=5V	1.0	1.2	1.5	mA

6. Optical Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
View Angle	(V) θ	CR≧5	30	—	60	deg
	(H) φ	CR≧5	-45	—	45	deg
Contrast Ratio	CR	—	—	5	—	—
Response Time	T rise	—	—	150	200	ms
	T fall	—	—	150	200	ms

Definition of Operation Voltage (Vop)



[positive type]

Definition of Response Time (Tr , Tf)



[positive type]

Conditions :

Operating Voltage : Vop Viewing Angle(θ ， φ) : 0°， 0°

Frame Frequency : 64 HZ Driving Waveform : 1/N duty , 1/a bias

Definition of viewing angle(CR≧2)



7. Pinout

Pin No.	Symbol	Level	Description
1	V_{SS}	0V	Ground
2	V_{DD}	5.0V	Supply Voltage for logic
3	VO	(Variable)	Operating voltage for LCD
4	RS	H/L	H: DATA, L: Instruction code
5	R/W	H/L	H: Read(MPU→Module) L: Write(MPU→Module)
6	E	H,H→L	Chip enable signal
7	DB0	H/L	Data bus line
8	DB1	H/L	Data bus line
9	DB2	H/L	Data bus line
10	DB3	H/L	Data bus line
11	DB4	H/L	Data bus line
12	DB5	H/L	Data bus line
13	DB6	H/L	Data bus line
14	DB7	H/L	Data bus line
15	A	—	Supply power for LED +
16	R	—	Supply power for Red -
17	G		Supply power for Green -
18	B		Supply power for Blue -

8. **Mechnical Drawing & Block Diagram**





LED B/L

PIN NO.	SYMBOL
1	Vss
2	Vdd
3	Vo
4	RS
5	R/$\overline{W}$
6	E
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	A
16	R
17	G
18	B



DOT SIZE
SCALE 5/1

Component Side

The non-specified tolerance of dimension is ±0.3 mm .



Character located	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DDRAM address	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
DDRAM address	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

9. Operation

The LCD display Module is built in a LSI controller, the controller has two 8-bit registers, an instruction register (IR) and a data register (DR).
The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator (CGRAM). The IR can only be written from the MPU. The DR temporarily stores data to be written or read from DDRAM or CGRAM. When address information is written into the IR, then data is stored into the DR from DDRAM or CGRAM. By the register selector (RS) signal, these two registers can be selected.

RS	R/W	Operation
0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 to DB7)
1	0	Write data to DDRAM or CGRAM (DR to DDRAM or CGRAM)
1	1	Read data from DDRAM or CGRAM (DDRAM or CGRAM to DR)

Busy Flag (BF)
When the busy flag is 1, the controller LSI is in the internal operation mode, and the next instruction will not be accepted. When RS=0 and R/W=1, the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

Address Counter (AC)
The address counter (AC) assigns addresses to both DDRAM and CGRAM

Display Data RAM (DDRAM)
This DDRAM is used to store the display data represented in 8-bit character codes. Its extended capacity is 80×8 bits or 80 characters. Below figure is the relationships between DDRAM addresses and positions on the liquid crystal display.



Display position DDRAM address

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

2-Line by 16-Character Display

Character Generator ROM (CGROM)

The CGROM generate 5×8 dot or 5×10 dot character patterns from 8-bit character codes. See Table 2.

Character Generator RAM (CGRAM)

In CGRAM, the user can rewrite character by program. For 5×8 dots, eight character patterns can be written, and for 5×10 dots, four character patterns can be written.

Write into DDRAM the character code at the addresses shown as the left column of table 1. To show the character patterns stored in CGRAM.

Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns

Table 1.

For 5 * 8 dot character patterns



For 5 * 10 dot character patterns



■ : " High "

10. Character Generator ROM Pattern

Upper 4 bit / Lower 4 bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	HHHH
LLLL	CG RAM (1)															
LLLH	(2)															
LLHL	(3)															
LLHH	(4)															
LHLL	(5)															
LHLH	(6)															
LHHL	(7)															
LHHH	(8)															
HLLL	(1)															
HLLH	(2)															
HLHL	(3)															
HLHH	(4)															
HHLL	(5)															
HHLH	(6)															
HHHL	(7)															
HHHH	(8)															

11. Instruction Table

Instruction	Instruction Code										Description	Execution time (fosc=270Khz)
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Clear Display	0	0	0	0	0	0	0	0	0	1	Write “00H” to DDRAM and set DDRAM address to “00H” from AC	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	—	Set DDRAM address to “00H” from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display.	39 μs
Display ON/OFF Control	0	0	0	0	0	0	1	D	C	B	Set display (D), cursor (C), and blinking of cursor (B) on/off control bit.	39 μs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	—	—	Set cursor moving and display shift control bit, and the direction, without changing of DDRAM data.	39 μs
Function Set	0	0	0	0	1	DL	N	F	—	—	Set interface data length (DL:8-bit/4-bit), numbers of display line (N:2-line/1-line)and, display font type (F:5x11 dots/5x8 dots)	39 μs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 μs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39 μs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 μs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43 μs
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μs

＊ ”—”：don’t care

12. Timing

12.1 Write Operation

- Writing data from MPU



Ta=25℃, VDD=5.0V

Item	Symbol	Min	Typ	Max	Unit
Enable cycle time	T_C	1200	—	—	ns
Enable pulse width	T_{PW}	140	—	—	ns
Enable rise/fall time	T_R,T_F	—	—	25	ns
Address set-up time (RS, R/W to E)	t_{AS}	0	—	—	ns
Address hold time	t_{AH}	10	—	—	ns
Data set-up time	t_{DSW}	40	—	—	ns
Data hold time	t_H	10	—	—	ns

12.2 Read Operation

- Reading data from ST7066U



Ta=25℃, VDD=5V

Item	Symbol	Min	Typ	Max	Unit
Enable cycle time	T_C	1200	—	—	ns
Enable pulse width (high level)	T_{PW}	140	—	—	ns
Enable rise/fall time	T_R,T_F	—	—	25	ns
Address set-up time (RS, R/W to E)	t_{AS}	0	—	—	ns
Address hold time	t_{AH}	10	—	—	ns
Data delay time	t_{DDR}	—	—	100	ns
Data hold time	t_H	10	—	—	ns

13. Initializing



4-Bit Ineterface



8-Bit Ineterface

15. Backlight Information

Specification

PARAMETER	SYMBOL		MIN	TYP	MAX	UNIT	TEST CONDITION
Supply Current	ILED	R	20	24	28	mA	V=5.0V
		G	25	30	34		
		B	25	30	34		
Supply Voltage	V		4.9	5.0	5.1	V	—
Reverse Voltage	VR		—	7.0	—	V	—
Luminous Intensity	IV	R	32	40	—	CD/M^2	ILED(red)=24mA
		G	140	180			ILED(green)=30mA
		B	22	28			ILED(blue)=30mA
Wave Length	λ	R	620	625	630	nm	—
		G	515	520	525		
		B	465	470	475		
Life Time	R		80K	100K		Hr.	ILED≦15mA For each LED Lamp
	G		40K	50K			
	B		40K	50K			
Color	Red, Green, Blue						

Note:

1. **The LED B/L of "*triple color*" is designed for voltage driving, user have to follow The drive voltage that can make driving current in safety range (current between minimum and maximum).**
2. **owing to having 3 chips in one LED lamp, which caused many combinations of different wave length. This situation will caused wave length shifting while driving 2 colors or more in the same time.**
3. **The luminous intensity is measured on B/L surface only.**

15. Backlight Drive Method



The driving circuit of suggestion is showed as above, owing to B/L being designed In parallel mode, so user can use transistor、FET or TRIC to control.