

SN74LVC16T245 16-bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and Tri-State Outputs

Features 1

- Control Inputs VIH/VII Levels are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input is at GND, Both Ports are in the High-Impedance State
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22

2 Applications

- **Personal Electronics**
- Industrial
- Enterprise
- Telecom

3 Description


This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.


The SN74LVC16T245 device is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

Device Information⁽¹⁾


| PART NUMBER | PACKAGE | BODY SIZE (NOM) | |
|---------------|------------------------------|--------------------|--|
| | TSSOP (48) | 12.50 mm × 6.10 mm | |
| | TVSOP (48) | 9.70 mm × 4.40 mm | |
| SN74LVC16T245 | SSOP (48) | 15.88 mm × 7.49 mm | |
| | BGA MICROSTAR JUNIOR (56) | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.





To Seven Other Channels



To Seven Other Channels



2

Table of Contents

| 1 | Feat | ures 1 |
|---|------|---|
| 2 | Арр | lications 1 |
| 3 | Des | cription 1 |
| 4 | Rev | ision History 2 |
| 5 | Des | cription (continued) |
| 6 | Pin | Configuration and Functions 4 |
| 7 | Spe | cifications6 |
| | 7.1 | Absolute Maximum Ratings 6 |
| | 7.2 | ESD Ratings 6 |
| | 7.3 | Recommended Operating Conditions7 |
| | 7.4 | Thermal Information 8 |
| | 7.5 | Electrical Characteristics8 |
| | 7.6 | Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}9$ |
| | 7.7 | Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ 9 |
| | 7.8 | Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 10$ |
| | 7.9 | Switching Characteristics: $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ 10 |
| | 7.10 | Operating Characteristics 10 |
| | 7.11 | Typical Characteristics 11 |
| 8 | Para | ameter Measurement Information 12 |

4 Revision History

Changes from Revision A (October 2005) to Revision B

- 13.2 13.3 13.4 14 Mec
- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device

| | 9.2 | Functional Block Diagram 13 |
|----|------|------------------------------------|
| | 9.3 | Feature Description |
| | 9.4 | Device Functional Modes 13 |
| 10 | Арр | lication and Implementation15 |
| | 10.1 | Application Information 15 |
| | | Typical Application 16 |
| 11 | Pow | ver Supply Recommendations 18 |
| 12 | Laye | out |
| | 12.1 | Layout Guidelines 18 |
| | 12.2 | Layout Example 19 |
| 13 | Dev | ice and Documentation Support |
| | 13.1 | Documentation Support 20 |
| | 13.2 | Trademarks 20 |
| | 13.3 | Electrostatic Discharge Caution 20 |
| | 13.4 | Glossary |
| 14 | Мес | hanical, Packaging, and Orderable |

Detailed Description 13

9



Page



5 Description (continued)

The SN74LVC16T245 control pins (1DIR, 2DIR, $1\overline{OE}$, and $2\overline{OE}$) are supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Texas Instruments

www.ti.com

6 Pin Configuration and Functions

| | DGG and DGV Packages 48-Pin TSSOP and TVSOP (Top View) | | | | | | |
|---|---|---|--|--|--|--|--|
| 1DIR 1B1 1B2 GND 1B3 1B4 V _{CCB} 1B5 1B6 GND 1B7 1B8 2B1 2B2 GND 2B3 2B4 V _{CCB} 2B3 2B4 QND 2B3 2B4 2B5 C CB 2B5 C CB 2B7 2B7 2B7 2B7 2B7 2B7 2B7 2B | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 | 48 1 OE 47 1 A1 46 1 A2 45 GND 44 1 A3 43 1 A4 42 V _{CCA} 41 1 A5 40 1 A6 39 GND 38 1 A7 37 1 A8 36 2 A1 35 2 A2 34 GND 33 2 A3 32 2 A4 31 V _{CCA} 31 V _{CCA} 34 GND 35 2 A2 34 GND 33 2 A3 32 2 A4 31 V _{CCA} 30 2 A5 29 2 A6 28 GND 27 2 A7 | | | | | |
| 2B8 [2DIR [| 23 24 | 26 2A8 25 2 0E | | | | | |

| GQL and ZQL Packages 56-Pin BGA (Top View) | | | | | | | | |
|--|---|---------------|------------|------------|------------|------------|---|--|
| | 1 | 2 | 3 | 4 | 5 | 6 | _ | |
| A | C | $\frac{1}{2}$ | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |
| в | C | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |
| С | C | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |
| D | C | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |
| Е | C | | | | \bigcirc | \bigcirc | | |
| F | C | | | | \bigcirc | \bigcirc | | |
| G | C | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |
| н | C | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |
| J | C | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |
| κ | C | $) \bigcirc$ | \bigcirc | \bigcirc | \bigcirc | \bigcirc | | |

Pin Functions

| PIN | | I/O | DESCRIPTION | | |
|------|-----------|-----------|-------------|--|--|
| NAME | DGG / DGV | GQL / ZQL | 1/0 | DESCRIPTION | |
| 1A1 | 47 | B5 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1A2 | 46 | B6 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1A3 | 44 | C5 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1A4 | 43 | C6 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1A5 | 41 | D5 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1A6 | 40 | D6 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1A7 | 38 | E5 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1A8 | 37 | E6 | I/O | Input/Output. Referenced to V _{CCA} | |
| 1B1 | 2 | B2 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1B2 | 3 | B1 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1B3 | 5 | C2 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1B4 | 6 | C1 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1B5 | 8 | D2 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1B6 | 9 | D1 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1B7 | 11 | E2 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1B8 | 12 | E1 | I/O | Input/Output. Referenced to V _{CCB} | |
| 1DIR | 1 | A1 | Ι | Direction-control signal | |

Copyright © 2005–2015, Texas Instruments Incorporated



Pin Functions (continued)

| PIN | | | | | | |
|-------------------|-----------|-----------|-----|--|--|--|
| NAME | DGG / DGV | GQL / ZQL | I/O | DESCRIPTION | | |
| 1 0E | 48 | A6 | I | Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to V_{CCA} | | |
| 2A1 | 36 | F6 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2A2 | 35 | F5 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2A3 | 33 | G6 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2A4 | 32 | G5 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2A5 | 30 | H6 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2A6 | 29 | H5 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2A7 | 27 | J6 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2A8 | 26 | J5 | I/O | Input/Output. Referenced to V _{CCA} | | |
| 2B1 | 13 | F1 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2B2 | 14 | F2 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2B3 | 16 | G1 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2B4 | 17 | G2 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2B5 | 19 | H1 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2B6 | 20 | H2 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2B7 | 22 | J1 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2B8 | 23 | J2 | I/O | Input/Output. Referenced to V _{CCB} | | |
| 2DIR | 24 | K1 | I | Direction-control signal | | |
| 2 0E | 25 | K6 | I | Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to V_{CCA} | | |
| | 4 | B3 | | | | |
| | 4 | B4 | | | | |
| | 10 | D3 | | | | |
| GND | 15 | D4 | | Ground | | |
| GND | 21 | G3 | _ | | | |
| | 28 | G4 | | | | |
| | 34 | J3 | | | | |
| | 45 | J4 | | | | |
| | | A2 | | | | |
| | | A3 | | | | |
| | | A4 | | | | |
| NC ⁽¹⁾ | | A5 | | | | |
| NC | — | K2 | _ | | | |
| | | K3 | | | | |
| | | K4 | | | | |
| | | K5 | | | | |
| M | 31 | C4 | | A part supply $4.65 \text{ M} \neq 1.55 \text{ M}$ | | |
| V _{CCA} | 42 | H4 | _ | A-port supply. 1.65 V \leq V _{CCA} \leq 5.5 V | | |
| M | 7 | C3 | | P port supply $165 V/C V = C55 V/C$ | | |
| V _{CCB} | 18 | H3 | _ | B-port supply. 1.65 V \leq V _{CCB} \leq 5.5 V | | |

(1) NC - No internal connection

SN74LVC16T245

SCES636B-AUGUST 2005-REVISED APRIL 2015



www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT | |
|-------------------|---|--------------------|---|---|------|--|
| $V_{CCA} V_{CCB}$ | Supply voltage | | -0.5 | 6.5 | V | |
| | | I/O ports (A port) | -0.5 | 6.5 | | |
| VI | Input voltage ⁽²⁾ | I/O ports (B port) | -0.5 | 6.5 | V | |
| | | Control inputs | -0.5 | 6.5 | | |
| V | Voltage applied to any output | A port | -0.5 | 6.5 | N/ | |
| Vo | in the high-impedance or power-off state ⁽²⁾ | B port | -0.5 6.5 V -0.5 V _{CCA} + 0.5 V | V | | |
| V | | A port | -0.5 V _{CCA} + 0.5 | | | |
| Vo | Voltage applied to any output in the high or low state $^{(2)}$ $^{(3)}$ | B port | -0.5 | -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 6.5 -0.5 0.5 | V | |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA | |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA | |
| I _O | Continuous output current | | | ±50 | mA | |
| | Continuous current through each V _{CCA} , V _{CCB} , and GND | | ±100 | mA | | |
| TJ | Junction temperature | | | | °C | |
| T _{stg} | Storage temperature | | -65 | 150 | °C | |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input (V₁) and output (V₀) negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V |
| | | Machine model (A115-A) | ±200 | |

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6

Copyright © 2005–2015, Texas Instruments Incorporated



7.3 Recommended Operating Conditions

See (1)(2)(3)(4)

| | | | V _{CCI} | V _{cco} | MIN | MAX | UNIT | |
|------------------|-------------------------|--|------------------|------------------|-------------------------|------------------------|--------|--|
| V _{CCA} | Currente unite an | | | | 1.65 | 5.5 | V | |
| V _{CCB} | Supply voltage | | | | 1.65 | 5.5 | V | |
| | i. | | 1.65 V to 1.95 V | | V _{CCI} × 0.65 | | | |
| | High-level | Data inputs ⁽⁵⁾ | 2.3 V to 2.7 V | | 1.7 | | | |
| VIH | input voltage | Data inputs ^(*) | 3 V to 3.6 V | | 2 | | V | |
| | | | 4.5 V to 5.5 V | | $V_{CCI} \times 0.7$ | | | |
| | | | 1.65 V to 1.95 V | | | $V_{CCI} \times 0.35$ | | |
| | Low-level | Data inputs ⁽⁵⁾ | 2.3 V to 2.7 V | | | 0.7 | V | |
| V _{IL} | input voltage | Data inputs ^(*) | 3 V to 3.6 V | | | 0.8 | v | |
| | | | 4.5 V to 5.5 V | | | V _{CCI} × 0.3 | | |
| | | | 1.65 V to 1.95 V | | V _{CCA} × 0.65 | | | |
| | High-level | Control inputs | 2.3 V to 2.7 V | | 1.7 | | | |
| V _{IH} | input voltage | (referenced to V_{CCA}) ⁽⁶⁾ | 3 V to 3.6 V | | 2 | | V | |
| | | | 4.5 V to 5.5 V | | $V_{CCA} \times 0.7$ | | | |
| | Low-level input voltage | Control inputs (referenced to V_{CCA}) ⁽⁶⁾ | 1.65 V to 1.95 V | | | $V_{CCA} \times 0.35$ | | |
| | | | 2.3 V to 2.7 V | | | 0.7 | V | |
| V _{IL} | | | 3 V to 3.6 V | | | 0.8 | | |
| | | | 4.5 V to 5.5 V | | | $V_{CCA} \times 0.3$ | | |
| VI | Input voltage | Control inputs | | | 0 | 5.5 | V | |
| V | Input/output | Active state | | | 0 | V _{cco} | V | |
| V _{I/O} | voltage | Tri-State | | | 0 | 5.5 | V | |
| | | | | 1.65 V to 1.95 V | | -4 | | |
| | High lovel output | 1 Pade Lawel as doubt assume of | | 2.3 V to 2.7 V | | -8 | mA | |
| I _{OH} | High-level output | current | | 3 V to 3.6 V | | -24 | ША | |
| | | | | 4.5 V to 5.5 V | | -32 | | |
| | | | | 1.65 V to 1.95 V | | 4 | | |
| | Low-level output | aurropt | | 2.3 V to 2.7 V | | 8 | mA | |
| I _{OL} | | Juirent | | 3 V to 3.6 V | | 24 | ШA | |
| | | | | 4.5 V to 5.5 V | | 32 | | |
| | | | 1.65 V to 1.95 V | | | 20 | | |
| Δt/Δv | Input transition | Data inputs | 2.3 V to 2.7 V | | | 20 | ns/V | |
| | rise or fall rate | | 3 V to 3.6 V | | | 10 | 115/ V | |
| | | | 4.5 V to 5.5 V | | | 5 | | |
| T _A | Operating free-air | · temperature | | | -40 | 85 | °C | |

(1)

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. (2)

All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure proper device operation and minimize power. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature (3) number SCBA004.

All unused data inputs of the device must be held at V_{CCA} or GND to ensure proper device operation. For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V. For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V. (4)

(5)

(6)

SN74LVC16T245

SCES636B-AUGUST 2005-REVISED APRIL 2015

www.ti.com

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | DL (SSOP) | DGG (TSSOP) | DGV (TVSOP) | GQL / ZQL (BGA) | UNIT |
|-------------------------------|--|-----------|-------------|----------------|--------------------|------|
| | | 48 PINS | 48 PINS | 48 PINS | 56 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 92.9 | 60 | 82.5 | 64.6 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 29.5 | 13.9 | 34.2 | 16.6 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 35.5 | 27.1 | 45.1 | 30.8 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 8.1 | 0.5 | 2.7 | 0.9 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 34.9 | 26.8 | 44.6 | 64.6 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)^{(1) (2)}

| | AMETER | TEST CONDITIONS | V | V | T _A = 25°C | $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ | UNIT | |
|----------------------|----------------|--|------------------|------------------|-----------------------|--|------|--|
| PAR | AWEIER | TEST CONDITIONS | V _{CCA} | V _{CCB} | MIN TYP MAX | MIN MAX | UNIT | |
| | | $I_{OH} = -100 \ \mu A$, $V_I = V_{IH}$ | 1.65 V to 4.5 V | 1.65 V to 4.5 V | | V _{CCO} - 0.1 | | |
| | | $I_{OH} = -4 \text{ mA}, \qquad V_I = V_{IH}$ | 1.65 V | 1.65 V | | 1.2 | | |
| V _{OH} | | $I_{OH} = -8 \text{ mA}, \qquad V_I = V_{IH}$ | 2.3 V | 2.3 V | | 1.9 | V | |
| | | $I_{OH} = -24 \text{ mA}, \qquad V_I = V_{IH}$ | 3 V | 3 V | | 2.4 | | |
| | | $I_{OH} = -32 \text{ mA}, V_I = V_{IH}$ | 4.5 V | 4.5 V | | 3.8 | | |
| | | $I_{OL} = 100 \ \mu A, \qquad V_I = V_{IL}$ | 1.65 V to 4.5 V | 1.65 V to 4.5 V | | 0.1 | | |
| | | $I_{OL} = 4 \text{ mA}, \qquad V_I = V_{IL}$ | 1.65 V | 1.65 V | | 0.45 | | |
| V _{OL} | | $I_{OL} = 8 \text{ mA}, \qquad V_I = V_{IL}$ | 2.3 V | 2.3 V | | 0.3 | | |
| | | $I_{OL} = 24 \text{ mA}, \qquad V_I = V_{IL}$ | 3 V | 3 V | | 0.55 | | |
| | | $I_{OL} = 32 \text{ mA}, \qquad V_I = V_{IL}$ | 4.5 V | 4.5 V | | 0.55 | | |
| l _l | Control inputs | $V_I = V_{CCA}$ or GND | 1.65 V to 5.5 V | 1.65 V to 5.5 V | ±1 | ±2 | μA | |
| | A or B | | 0 V | 0 to 5.5 V | ±1 | ±2 | | |
| l _{off} | port | V_1 or $V_0 = 0$ to 5.5 V | 0 to 5.5 V | 0 V | ±1 | ±2 | | |
| I _{OZ} | A or B port | $\frac{V_{O}}{OE} = V_{CCO} \text{ or GND},$ $\overline{OE} = V_{IH}$ | 1.65 V to 5.5 V | 1.65 V to 5.5 V | ±1 | ±2 | μA | |
| | | | 1.65 V to 5.5 V | 1.65 V to 5.5 V | | 20 | | |
| I _{CCA} | | $V_{I} = V_{CCI}$ or GND, $I_{O} = 0$ | 5 V | 0 V | | 20 | μA | |
| | | 10 - 0 | 0 V | 5 V | | -2 | | |
| | | | 1.65 V to 5.5 V | 1.65 V to 5.5 V | | 20 | | |
| I _{CCB} | | $V_{I} = V_{CCI}$ or GND, $I_{O} = 0$ | 5 V | 0 V | | -2 | μA | |
| | | .0 0 | 0 V | 5 V | | 20 | | |
| I _{CCA} + I | ССВ | $V_I = V_{CCI}$ or GND, $I_O = 0$ | 1.65 V to 5.5 V | 1.65 V to 5.5 V | | 30 | μA | |
| | A port | One A port at $V_{CCA} - 0.6 V$, DIR at V_{CCA} , B port = open | | | | 50 | | |
| ∆I _{CCA} | DIR | DIR at $V_{CCA} - 0.6 V$, B port = open, A port at V_{CCA} or GND | 3 V to 5.5 V | 3 V to 5.5 V | | 50 | μA | |
| ΔI _{CCB} | B port | One B port at $V_{CCB} - 0.6 V$, DIR at GND, A port = open | 3 V to 5.5 V | 3 V to 5.5 V | | 50 | μA | |
| Ci | Control inputs | $V_I = V_{CCA}$ or GND | 3.3 V | 3.3 V | 4 | 5 | pF | |

 V_{CCO} is the V_{CC} associated with the output port. V_{CCI} is the V_{CC} associated with the input port. (1)

(2)



Electrical Characteristics (continued)

| PARAMETER | | TEST CONDITIONS | V | V | T _A = 25°C | | | $T_A = -40^{\circ}C$ to | UNIT | | |
|-----------------|----------------|----------------------------|------------------|------------------|-----------------------|-----|-----|-------------------------|------|------|--|
| PARA | | TEST CONDITIONS | V _{CCA} | V _{CCB} | MIN | TYP | MAX | MIN | MAX | UNIT | |
| C _{io} | A or B port | $V_{O} = V_{CCA/B}$ or GND | 3.3 V | 3.3 V | | 8.5 | | | 10 | pF | |

over recommended operating free-air temperature range (unless otherwise noted)^{(1) (2)}

7.6 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM | TO | V _{CCB} = 1.8 V ±0.15 V | | V _{CCB} = 2.5 V ±0.2 V | | V _{CCB} = 3.3 V ±0.3 V | | V _{CCB} = 5 V ±0.5 V | | UNIT |
|------------------|---------|----------|-------------------------------------|------|------------------------------------|------|------------------------------------|------|----------------------------------|------|------|
| | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | A | В | 1.7 | 21.9 | 1.3 | 9.2 | 1 | 7.4 | 0.8 | 7.1 | ns |
| t _{PHL} | ~ | D | 1.7 | 21.3 | 1.5 | 5.2 | I | 7.4 | 0.0 | 7.1 | 115 |
| t _{PLH} | В | А | 0.9 | 23.8 | 0.8 | 23.6 | 0.7 | 23.4 | 0.7 | 23.4 | ns |
| t _{PHL} | В | ~ | 0.9 | 23.0 | 0.8 | 23.0 | 0.7 | 23.4 | 0.7 | 23.4 | 115 |
| t _{PHZ} | OE | А | 1.6 | 29.6 | 1.5 | 29.4 | 1.5 | 29.3 | 1.4 | 29.2 | ns |
| t _{PLZ} | UL | ~ | 1.0 | 29.0 | 1.5 | 29.4 | 1.5 | 29.5 | 1.4 | 29.2 | 115 |
| t _{PHZ} | OE | В | 2.4 | 32.2 | 1.9 | 13.1 | 1.7 | 12 | 1.3 | 10.3 | ns |
| t _{PLZ} | UE | D | 2.4 | 32.2 | 1.9 | 13.1 | 1.7 | 12 | 1.5 | 10.5 | 115 |
| t _{PZH} | OE | А | 0.4 | 24 | 0.4 | 23.8 | 0.4 | 23.7 | 0.4 | 23.7 | ns |
| t _{PZL} | UE | A | 0.4 | 24 | 0.4 | 23.0 | 0.4 | 23.1 | 0.4 | 23.1 | 115 |
| t _{PZH} | OE | В | 1.8 | 32 | 1.6 | 16 | 1.2 | 12.6 | 0.9 | 10.8 | ns |
| t _{PZL} | UL UL | в | 1.0 | 52 | 1.0 | 10 | 1.2 | 12.0 | 0.9 | 10.0 | 115 |

7.7 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | | V _{CCB} = 1.8 V ±0.15 V | | V _{CCB} = 2.5 V ±0.2 V | | = 3.3 V 3 V | V _{CCB} = 5 V 0.5 V | | UNIT |
|------------------|-----------------|----------------|-----|-------------------------------------|-----|------------------------------------|-----|----------------|---------------------------------|------|------|
| | (INPOT) | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | А | В | 1.6 | 21.4 | 1.2 | 9 | 0.8 | 6.2 | 0.6 | 4.8 | ns |
| t _{PHL} | Λ | D | 1.0 | 21.4 | 1.2 | 5 | 0.0 | 0.2 | 0.0 | 4.0 | 115 |
| t _{PLH} | В | А | 1.2 | 9.3 | 1 | 9.1 | 1 | 8.9 | 0.9 | 8.8 | ns |
| t _{PHL} | В | ~ | 1.2 | 3.5 | • | 5.1 | I | 0.3 | 0.3 | 0.0 | 115 |
| t _{PHZ} | OE | А | 1.4 | 9 | 1.4 | 9 | 1.4 | 9 | 1.4 | 9 | ns |
| t _{PLZ} | OL | | 1.4 | 3 | 1.4 | 5 | 1.4 | 3 | 1.4 | 3 | 115 |
| t _{PHZ} | OE | В | 2.3 | 29.6 | 1.8 | 11 | 1.7 | 9.3 | 0.9 | 6.9 | ns |
| t _{PLZ} | UL | D | 2.5 | 23.0 | 1.0 | | 1.7 | 5.5 | 0.3 | 0.3 | 115 |
| t _{PZH} | OE | А | 1 | 10.9 | 1 | 10.9 | 1 | 10.9 | 1 | 10.9 | ns |
| t _{PZL} | UL | ~ | · · | 10.5 | • | 10.5 | I | 10.3 | 1 | 10.3 | 113 |
| t _{PZH} | OE | В | 1.7 | 28.2 | 1.6 | 12.9 | 1.2 | 9.4 | 1 | 6.9 | ns |
| t _{PZL} | UL UL | 6 | 1.7 | 20.2 | 1.0 | 12.9 | 1.2 | 9.4 | I | 0.9 | 115 |

SCES636B - AUGUST 2005 - REVISED APRIL 2015

TEXAS INSTRUMENTS

www.ti.com

7.8 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CCB} = 1.8 V ±0.15 V | | V _{CCB} = 2.5 V ±0.2 V | | V _{CCB} = 3.3 V ±0.3 V | | V _{CCB} = 5 V ±0.5 V | | UNIT |
|------------------|-----------------|----------------|-------------------------------------|------|------------------------------------|------|------------------------------------|-----|----------------------------------|-----|------|
| | (INPUT) | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | А | В | 1.5 | 21.2 | 1.1 | 8.8 | 0.8 | 6.1 | 0.5 | 4.4 | ns |
| t _{PHL} | A | В | 1.5 | 21.2 | 1.1 | 0.0 | 0.8 | 0.1 | 0.5 | 4.4 | 115 |
| t _{PLH} | В | А | 0.9 | 7.2 | 0.8 | 6.2 | 0.7 | 6.1 | 0.6 | 6 | ns |
| t _{PHL} | В | A | 0.9 | 1.2 | 0.0 | 0.2 | 0.7 | 0.1 | 0.0 | 0 | 115 |
| t _{PHZ} | OE | А | 1.6 | 8.2 | 1.6 | 8.2 | 1.6 | 6.2 | 1.6 | 8.2 | ns |
| t _{PLZ} | OL | ~ | 1.0 | 0.2 | 1.0 | 0.2 | 1.0 | 0.2 | 1.0 | 0.2 | 115 |
| t _{PHZ} | OE | В | 2.1 | 29 | 1.7 | 10.3 | 1.5 | 8.6 | 0.8 | 6.3 | ns |
| t _{PLZ} | OL | В | 2.1 | 29 | 1.7 | 10.5 | 1.5 | 0.0 | 0.0 | 0.5 | 115 |
| t _{PZH} | OE | А | 0.8 | 7.8 | 0.8 | 7.8 | 0.8 | 7.8 | 0.8 | 7.8 | ns |
| t _{PZL} | OL | A | 0.0 | 7.0 | 0.0 | 7.0 | 0.8 | 7.0 | 0.0 | 7.0 | 115 |
| t _{PZH} | OE | В | 1.6 | 27.7 | 1.4 | 12.4 | 1.1 | 8.5 | 0.9 | 8.4 | ns |
| t _{PZL} | UL | D | 1.0 | 21.1 | 1.4 | 12.4 | 1.1 | 0.5 | 0.9 | 0.4 | 115 |

7.9 Switching Characteristics: $V_{CCA} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, $V_{CCA} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V ±0.15 V | | V _{CC} = 2.5 V ±0.2 V | | V _{CC} = 3.3 V ±0.3 V | | V _{CC} = 5 V ±0.5 V | | UNIT |
|------------------|-----------------|----------------|------------------------------------|------|-----------------------------------|------|-----------------------------------|-----|---------------------------------|-----|------|
| | (INPOT) | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | - A | В | 1.6 | 21.4 | 1 | 8.8 | 0.7 | 6 | 0.4 | 4.2 | 20 |
| t _{PHL} | A | D | 1.0 | 21.4 | I | 0.0 | 0.7 | 0 | 0.4 | 4.2 | ns |
| t _{PLH} | - В | А | 0.7 | 6.8 | 0.4 | 4.8 | 0.3 | 4.5 | 0.3 | 4.3 | ns |
| t _{PHL} | В | ~ | 0.7 | 0.0 | 0.4 | 4.0 | 0.5 | 4.5 | 0.5 | 4.3 | 115 |
| t _{PHZ} | OE | А | 0.3 | 5.4 | 0.3 | 5.4 | 0.3 | 5.4 | 0.3 | 6.4 | ns |
| t _{PLZ} | OL | ~ | 0.5 | 5.4 | 0.5 | 5.4 | 0.5 | 5.4 | 0.5 | 0.4 | 115 |
| t _{PHZ} | OE | В | 2 | 28.7 | 1.6 | 9.7 | 1.4 | 8 | 0.7 | 5.7 | ns |
| t _{PLZ} | OL | В | 2 | 20.7 | 1.0 | 9.1 | 1.4 | 0 | 0.7 | 5.7 | 115 |
| t _{PZH} | OE | А | 0.7 | 5.5 | 0.7 | 5.5 | 0.7 | 5.5 | 0.7 | 5.5 | ns |
| t _{PZL} | OL | ~ | 0.7 | 5.5 | 0.7 | 5.5 | 0.7 | 5.5 | 0.7 | 5.5 | 113 |
| t _{PZH} | OE | В | 1.6 | 27.6 | 1.3 | 11.4 | 1 | 8.1 | 0.9 | 6 | ns |
| t _{PZL} | UE | в | 1.0 | 27.0 | 1.5 | 11.4 | 1 | 0.1 | 0.9 | 0 | 115 |

7.10 Operating Characteristics


 $T_A = 25^{\circ}C$

| | PARAMETER | | PARAMETER TEST CONDITIONS | | V _{CCA} = V _{CCB} = 2.5 V | V _{CCA} = V _{CCB} = 3.3 V | V _{CCA} = V _{CCB} = 5 V | UNIT |
|--|---------------------------------|-----------------------------|--|-----|--|--|--|------|
| | | | CONDITIONS | TYP | TYP | TYP | TYP | |
| | (1) | A-port input, B-port output | | 2 | 2 | 2 | 3 | |
| | C _{pdA} ⁽¹⁾ | B-port input, A-port output | $C_{L} = 0,$ | 18 | 19 | 19 | 22 | ~ |
| | (1) | A-port input, B-port output | f = 10 MHz, $t_r = t_f = 1 \text{ ns}$ | 18 | 19 | 20 | 22 | pF |
| | C _{pdB} ⁽¹⁾ | B-port input, A-port output | | 2 | 2 | 2 | 2 | |

(1) Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035



7.11 Typical Characteristics




TEXAS INSTRUMENTS

www.ti.com

SN74LVC16T245 SCES636B – AUGUST 2005 – REVISED APRIL 2015

8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_0 = 50$ W, $dv/dt \ge 1$ V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. V_{CCI} is the V_{CC} associated with the input port.
- G. V_{CCO} is the V_{CC} associated with the output port.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




9 Detailed Description

The SN74LVC16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and \overline{OE}) are supported by V_{CCA} and pins B are supported by V_{CCB}. The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.65 V to 5.5 V making the device suitable for translating between any of the low voltage nodes (1.8-V, 2.5-V, and 3.3-V).

9.3.2 Support High-Speed Translation

SN74LVC16T245 can support high data rate application. Data rates can be calculated form the maximum propagation delay. This is also dependent on the output load. For example, for a 3.3-V to 5-V conversion, the maximum frequency is 200 MHz.

9.3.3 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). I_{off} will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

9.3.4 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ} shown in *Electrical Characteristics*). This prevents false logic levels from being presented to either bus.

9.4 Device Functional Modes

The functional modes for the SN74LVC16T245 device are shown in Table 1.

Table 1. Function Table⁽¹⁾ (Each Transceiver)

| CONTROL | | OUTPUT C | IRCUITS | |
|---------|-----|----------|---------|-----------------|
| OE | DIR | A PORT | B PORT | OPERATION |
| L | L | Enabled | Hi-Z | B data to A bus |
| L | Н | Hi-Z | Enabled | A data to B bus |
| Н | Х | Hi-Z | Hi-Z | Isolation |

(1) Input circuits of the data I/Os always are active.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74LVC16T245 device is ideal for data transmission where direction is different for each channel.

10.1.1 Enable Times


Calculate the enable times for the SN74LV16T245 using the following formulas:

| t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A) | (1) |
|--|-----|
| t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A) | (2) |
| t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B) | (3) |
| t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B) | (4) |

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVC16T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.



10.2 Typical Application





10.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. It is important that unused data inputs not be floating, as this can cause excessive internal leakage on the input CMOS structure. Make sure to tie any unused input and output ports directly to ground. For this design example, use the parameters listed in Table 2.

| DESIGN PARAMETERS | EXAMPLE VALUE | | | |
|---------------------|-----------------|--|--|--|
| Input voltage range | 1.65 V to 5.5 V | | | |
| Output voltage | 1.65 V to 5.5 V | | | |


Table 2. Design Parameters

10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74LVC16T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LVC16T245 device is driving to determine the output voltage range.

10.2.3 Application Curve



Time (200 ns/div)

Figure 5. Translation Up (1.8 V to 5 V) at 2.5 MHz

11 Power Supply Recommendations

The SN74LVC16T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V and V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable \overline{OE} input circuit is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

12 Layout

12.1 Layout Guidelines


To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.



12.2 Layout Example





TEXAS INSTRUMENTS

www.ti.com

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Jun-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|--------------------|--------|----------------------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| 74LVC16T245DGGRE4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC16T245 | Samples |
| 74LVC16T245DGGRG4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC16T245 | Samples |
| 74LVC16T245DGVRG4 | ACTIVE | TVSOP | DGV | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LDT245 | Samples |
| SN74LVC16T245DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC16T245 | Samples |
| SN74LVC16T245DGVR | ACTIVE | TVSOP | DGV | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LDT245 | Samples |
| SN74LVC16T245DGVRG | ACTIVE | TVSOP | DGV | 48 | | TBD | Call TI | Call TI | -40 to 85 | | Samples |
| SN74LVC16T245DL | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC16T245 | Samples |
| SN74LVC16T245DLG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC16T245 | Samples |
| SN74LVC16T245DLR | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC16T245 | Samples |
| SN74LVC16T245GQLR | ACTIVE | BGA MICROSTAR JUNIOR | GQL | 56 | 1000 | TBD | SNPB | Level-1-240C-UNLIM | -40 to 85 | LDT245 | Samples |
| SN74LVC16T245ZQLR | ACTIVE | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | NK245 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

10-Jun-2014

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC16T245 :

Enhanced Product: SN74LVC16T245-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated